mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-13 01:21:15 +00:00
Code Activity
16064 commits 121 branches 61 tags 49 MiB
Commit graph

3 commits

Author SHA1 Message Date
Miodrag Milanovic
bbf65702a1 Fix valgrind tests when using verific 2022-03-30 17:25:53 +02:00
Clifford Wolf
5e49ee5c2d Fix tests/simple/specify.v 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2018-03-27 14:34:00 +02:00
Udi Finkelstein
6378e2cd46 First draft of Verilog parser support for specify blocks and parameters. 
The only functionality of this code at the moment is to accept correct specify syntax and ignore it.
No part of the specify block is added to the AST
 2018-03-27 14:34:00 +02:00