yosys

mirrors/yosys

Fork 0

mirror of https://github.com/YosysHQ/yosys synced 2025-06-02 20:31:22 +00:00

Commit graph

Author	SHA1	Message	Date
Dan Ravensloft	09ecb9b2cf	intel_alm: direct M10K instantiation	2020-07-05 23:28:59 +02:00
Dan Ravensloft	83cde2d02b	intel_alm: ABC9 sequential optimisations	2020-07-04 19:45:10 +02:00
Dan Ravensloft	5b779f7f4e	intel_alm: direct LUTRAM cell instantiation By instantiating the LUTRAM cell directly, we avoid a trip through altsyncram, which speeds up Quartus synthesis time. This also gives a little more flexibility, as Yosys can build RAMs out of individual 32x1 LUTRAM cells. While working on this, I discovered that the mem_init0 parameter of <family>_mlab_cell gets ignored by Quartus.	2020-05-07 21:03:13 +02:00

Author

SHA1

Message

Date

Dan Ravensloft

09ecb9b2cf

intel_alm: direct M10K instantiation

2020-07-05 23:28:59 +02:00

Dan Ravensloft

83cde2d02b

intel_alm: ABC9 sequential optimisations

2020-07-04 19:45:10 +02:00

Dan Ravensloft

5b779f7f4e

intel_alm: direct LUTRAM cell instantiation

By instantiating the LUTRAM cell directly, we avoid a trip through
altsyncram, which speeds up Quartus synthesis time. This also gives
a little more flexibility, as Yosys can build RAMs out of individual
32x1 LUTRAM cells.

While working on this, I discovered that the mem_init0 parameter of
<family>_mlab_cell gets ignored by Quartus.

2020-05-07 21:03:13 +02:00

3 commits