| 
								
								
									 Miodrag Milanovic | 1ecf6aee9b | Test fixes for latest iverilog | 2022-09-21 15:46:43 +02:00 |  | 
				
					
						| 
								
								
									 Claire Xenia Wolf | 72787f52fc | Fixing old e-mail addresses and deadnames s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi;
s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi;
s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi;
s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi;
s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g; | 2021-06-08 00:39:36 +02:00 |  | 
				
					
						| 
								
								
									 Miodrag Milanovic | cd5c177739 | Remove executable flag from files | 2020-02-15 10:36:44 +01:00 |  | 
				
					
						| 
								
								
									 Larry Doolittle | e2fc18f27b | Reduce amount of trailing whitespace in code base | 2019-02-28 14:58:11 -08:00 |  | 
				
					
						| 
								
								
									 Miodrag Milanovic | 50ef4561d4 | Fix cells_sim.v for Achronix FPGA | 2019-01-04 15:15:23 +01:00 |  | 
				
					
						| 
								
								
									 c60k28 | efed2420d6 | Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal value  for the POWER_UP parameter. Fixed and tested Cyclone V device | 2018-03-31 22:48:47 -06:00 |  | 
				
					
						| 
								
								
									 dh73 | 1fc061d90c | Organizing Speedster file names | 2017-11-08 20:23:55 -06:00 |  |