mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-14 04:41:48 +00:00
Code Activity
16464 commits 124 branches 64 tags 45 MiB
Commit graph

4 commits

Author SHA1 Message Date
Krystine Sherwin
1a29552fa4 analogdevices: Extra tests 
`mem_gen.py` based on quicklogic tests.
Remove BUFG from `lutram.ys`.
Extra `sync_ram_sp` models in `arch/common/blockram.v`.
Add analogdevices to main makefile tests.
Not all the other tests are passing, but that's fine for now.
 2026-01-08 00:12:34 +00:00
Lofty
1375df7a2f analogdevices: DSP inference 2026-01-08 00:12:34 +00:00
Krystine Sherwin
e44f555d3f analogdevices: Update lutram.ys test 2026-01-08 00:12:34 +00:00
Lofty
74da9a475e test suite 2026-01-08 00:12:34 +00:00