mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-26 02:01:28 +00:00
Code Activity
16464 commits 121 branches 64 tags 48 MiB
Commit graph

15 commits

Author SHA1 Message Date
Lofty
0f27d56f85 analogdevices: ignore $assert cells 2026-01-08 00:12:34 +00:00
Krystine Sherwin
25d7d0289e analogdevices: Add BRAM options 
Enable `-force-params`, and tidy up lutram mapping too.
 2026-01-08 00:12:34 +00:00
Lofty
be7512279c analogdevices: DSP tweaks 2026-01-08 00:12:34 +00:00
Lofty
1375df7a2f analogdevices: DSP inference 2026-01-08 00:12:34 +00:00
Lofty
77fb166a36 analogdevices: remove cells_xtra 2026-01-08 00:12:34 +00:00
Lofty
4f2b804185 analogdevices: use single tech param 2026-01-08 00:12:34 +00:00
Lofty
fc494144ab analogdevices: expreso does not care about clock buffers 2026-01-08 00:12:34 +00:00
Lofty
25f6bdccf6 analogdevices: prepare for t40lp timings 2026-01-08 00:12:34 +00:00
Krystine Sherwin
a957002498 analogdevices: Adding RBRAM2 and -tech 2026-01-08 00:12:34 +00:00
Krystine Sherwin
a590811d50 analogdevices: (some) Native BRAM 
Specifically, the SDP configurations for RBRAM (ignoring 2048x09 because it makes the memlib format unhappy).
Drop the unused defines from the synth pass.
Remove comments from the lutram files referencing xilinx.
 2026-01-08 00:12:34 +00:00
Lofty
19d105904d analogdevices: LUTRAM config 2026-01-08 00:12:34 +00:00
Lofty
45d89c792f analogdevices: update timing model 2026-01-08 00:12:34 +00:00
Lofty
74da9a475e test suite 2026-01-08 00:12:34 +00:00
Lofty
970a4ee9e1 synth_analogdevices: remove scopeinfo cells 2026-01-08 00:12:34 +00:00
Lofty
0465c6c6aa Create synth_analogdevices 2026-01-08 00:12:34 +00:00