mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-08 02:15:20 +00:00
Code Activity
1404 commits 94 branches 52 tags 62 MiB
Commit graph

3 commits

Author SHA1 Message Date
Clifford Wolf 1202f7aa4b Renamed "stdcells.v" to "techmap.v" 2014-07-31 02:32:00 +02:00
Clifford Wolf 397b00252d Added $shift and $shiftx cell types (needed for correct part select behavior) 2014-07-29 16:35:13 +02:00
Clifford Wolf f8a68b8f55 Added "Checklist for adding internal cell types" 2014-07-26 11:23:43 +02:00
Renamed from CHECKLIST (Browse further)