mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-10 16:13:26 +00:00
Code Activity
14798 commits 109 branches 55 tags 46 MiB
Commit graph

3 commits

Author SHA1 Message Date
Martin Povišer
0d484818a7 ql_dsp_io_regs: Add DSPv2 support, adjust sim model 
Add support for cell type dispatching of the new DSP block; adjust the
definition of MULT and MULTACC variants to support those instances
starting a cascading chain.
 2025-03-11 16:35:38 +01:00
Emil J. Tywoniak
f55da95ec8 quicklogic: update dspv2_sim.v to v1.1 Feb21 2025-03-11 10:35:31 +01:00
Emil J. Tywoniak
c451d8ebb9 synth_quicklogic: add -dspv2 to opt into v2 DSP blocks 2025-03-11 10:35:30 +01:00
Renamed from techlibs/quicklogic/qlf_k6n10f/dsp_sim.v (Browse further)