mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-16 02:46:17 +00:00
Code Activity
1455 commits 111 branches 55 tags 46 MiB
Commit graph

3 commits

Author SHA1 Message Date
Clifford Wolf
e6d33513a5 Added module->design and cell->module, wire->module pointers 2014-07-31 14:11:39 +02:00
Clifford Wolf
10e5791c5e Refactoring: Renamed RTLIL::Design::modules to modules_ 2014-07-27 11:18:30 +02:00
Clifford Wolf
91eab69912 Added copy command 2014-02-06 22:09:21 +01:00