mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-27 15:59:51 +00:00
Code Activity
16042 commits 125 branches 61 tags 54 MiB
Commit graph

1 commit

Author SHA1 Message Date
YRabbit
b3f7f0d8dc Gowin. Disable unsupported BSRAM mode in GW5A 
All supported (and planned to be supported) GW5A series chips do not
support the 2: Read-before-Write write mode.

Here, we prohibit the generation of BSRAM with this mode.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
 2025-10-21 12:36:06 +10:00