6 commits

Author	SHA1	Message	Date
Clifford Wolf	0f9ca49dc6	Added passing of various options to vhdl2verilog	2014-07-12 10:02:39 +02:00
Clifford Wolf	91704a7853	Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosys ... (see https://github.com/cliffordwolf/yosys/pull/28)	2014-03-11 14:24:24 +01:00
Clifford Wolf	4d07f88258	Fixed gcc compiler warning	2014-03-06 16:37:19 +01:00
Clifford Wolf	ef90236a5d	Fixed vhdl2verilog temp dir name	2014-03-01 17:48:15 +01:00
Clifford Wolf	04999f4af0	Fixed vhdl2verilog help message	2014-03-01 17:47:19 +01:00
Clifford Wolf	0a60f95224	Added vhdl2verilog	2014-02-21 18:59:49 +01:00