3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-04 17:17:43 +00:00
Commit graph

6 commits

Author SHA1 Message Date
Emil J. Tywoniak
9630663459 read_verilog, ast: use unified locations in errors and simplify dependencies 2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
2a9102565f ast, read_verilog: unify location types, reduce filename copying 2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
dfcef88310 ast, read_verilog: ownership in AST, use C++ styles for parser and lexer 2025-08-08 15:36:42 +02:00
Clifford Wolf
ddc1761f1a Add "make coverage"
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-08-27 14:22:21 +02:00
Clifford Wolf
f65e1c309f Updated .gitignore file for ilang and verilog frontends 2014-10-15 01:14:38 +02:00
Clifford Wolf
6543917fb8 added .gitignore files 2013-01-05 11:19:11 +01:00