1033 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
Clifford Wolf	0dadfed46d	Added connwrappers command	2014-02-20 20:44:11 +01:00
Clifford Wolf	4bd25edcd4	Cleanups in handling of read_verilog -defer and -icells	2014-02-20 19:12:32 +01:00
Clifford Wolf	98940260e1	Progress in presentation	2014-02-20 12:46:29 +01:00
Clifford Wolf	772330608a	Added vcd2txt.pl and txt2tikztiming.py (tests/tools/...)	2014-02-19 12:40:49 +01:00
Clifford Wolf	23a3b488a0	Merge branch 'master' of github.com:cliffordwolf/yosys	2014-02-18 20:05:53 +01:00
Clifford Wolf	3d9da919d8	Progress in presentation	2014-02-18 19:51:03 +01:00
Clifford Wolf	a71d09421d	Added techmap support for _TECHMAP_CONNMAP_*_	2014-02-18 19:51:00 +01:00
Clifford Wolf	a78bba1f5c	Added "sat -dump_cnf"	2014-02-18 09:29:08 +01:00
Clifford Wolf	32af10fa9b	Coding style corrections in SatHelper::dump_model_to_vcd()	2014-02-18 09:28:05 +01:00
Clifford Wolf	61a2bf57b4	Improved non-verbose ezSAT::printDIMACS() format	2014-02-18 09:25:41 +01:00
Clifford Wolf	13051e6acf	Added "sat -initsteps"	2014-02-18 09:03:16 +01:00
Clifford Wolf	02e6f2c5be	Added Verilog support for "`default_nettype none"	2014-02-17 14:28:52 +01:00
Clifford Wolf	0851c2b6ea	Renamed "sat -dump_fail_to_vcd" to "sat -dump_vcd" and some minor cleanups	2014-02-17 13:59:39 +01:00
Andrew Zonenberg	4a948d780a	Added "-dump_fail_to_vcd" argument to SAT solver	2014-02-17 13:52:36 +01:00
Clifford Wolf	0fbc1a59dd	Progress in presentation	2014-02-17 09:45:04 +01:00
Clifford Wolf	ca53ef5098	Better preserve wires when flattening (in comparison to techmap)	2014-02-17 09:44:39 +01:00
Clifford Wolf	37cbb1ca60	Progress in presentation	2014-02-16 22:31:53 +01:00
Clifford Wolf	6d63f39eb6	Added some additional checks to techmap	2014-02-16 22:18:06 +01:00
Clifford Wolf	a9b11d7c83	Added CONSTMSK and CONSTVAL feature to techmap	2014-02-16 21:58:59 +01:00
Clifford Wolf	28e14ee50a	Fixed handling of "keep" attribute on wires in opt_clean	2014-02-16 21:58:27 +01:00
Clifford Wolf	7d7e068dd1	Added a warning note about error reporting to read_verilog help message	2014-02-16 20:20:25 +01:00
Clifford Wolf	f08c71b96c	Progress in presentation	2014-02-16 17:56:19 +01:00
Clifford Wolf	42ce3db983	Fixed use of selection in splitnets command	2014-02-16 17:39:50 +01:00
Clifford Wolf	d3dc22a90f	Added recursion support to techmap	2014-02-16 17:16:44 +01:00
Clifford Wolf	aeb36b0b8b	Progress in presentation	2014-02-16 14:32:56 +01:00
Clifford Wolf	9c29969bbc	Progress in presentation	2014-02-16 13:45:47 +01:00
Clifford Wolf	7ac524e8e8	Improved support for constant functions	2014-02-16 13:16:38 +01:00
Clifford Wolf	b0ae19fa92	Now we are in Yoys 0.2.0+ development	2014-02-16 00:54:41 +01:00
Clifford Wolf	c05c3098f1	Tagging Yoys 0.2.0	2014-02-16 00:35:53 +01:00
Clifford Wolf	9a816b65a8	Added != support for relational select pattern	2014-02-16 00:16:54 +01:00
Clifford Wolf	623a68f528	Added iopadmap -bits	2014-02-15 21:59:26 +01:00
Clifford Wolf	118517ca5a	Added ff and latch support to read_liberty	2014-02-15 19:44:19 +01:00
Clifford Wolf	96b1ebc8dc	Bugfix in expression parser of read_liberty	2014-02-15 19:36:09 +01:00
Clifford Wolf	cdf0f10760	Fixed dfflibmap for cell libraries with no set-reset-ff	2014-02-15 16:34:12 +01:00
Clifford Wolf	5e39e6ece2	Correctly convert constants to RTLIL (fixed undef handling)	2014-02-15 15:42:10 +01:00
Clifford Wolf	30379ea20d	Added frontend (-f) option to autotest.sh	2014-02-15 15:40:17 +01:00
Clifford Wolf	67effc9f5b	Fixed opt_const handling of double invert with non-1 output width	2014-02-15 13:16:08 +01:00
Clifford Wolf	4440610d3f	Added liberty frontend	2014-02-15 12:57:28 +01:00
Clifford Wolf	45d2b6ffce	Be more conservative with new const-function code	2014-02-14 20:45:30 +01:00
Clifford Wolf	e8af3def7f	Added support for FOR loops in function calls in parameters	2014-02-14 20:33:22 +01:00
Clifford Wolf	534c1a5dd0	Created basic support for function calls in parameter values	2014-02-14 19:56:44 +01:00
Clifford Wolf	3121d19d95	Added abc -keepff option	2014-02-14 11:28:42 +01:00
Clifford Wolf	de3ea9269a	updated default ABC command strings	2014-02-13 19:14:15 +01:00
Clifford Wolf	a123941618	Updated ABC	2014-02-13 18:56:36 +01:00
Clifford Wolf	cd9e8741a7	Implemented read_verilog -defer	2014-02-13 13:59:13 +01:00
Clifford Wolf	b463907890	Removed double blanks in ABC default command sequences	2014-02-13 08:12:52 +01:00
Clifford Wolf	c6236c9e97	Merge branch 'master' of github.com:cliffordwolf/yosys	2014-02-13 08:09:17 +01:00
Clifford Wolf	7664f5d92b	Updated ABC and some related changes	2014-02-13 08:07:08 +01:00
Clifford Wolf	6b210d2b6f	Merge pull request #26 from ahmedirfan1983/btor ... Btor	2014-02-12 23:46:58 +01:00
Clifford Wolf	08caa631dd	Merge branch 'master' of github.com:cliffordwolf/yosys	2014-02-12 23:30:02 +01:00