3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-03-23 04:49:15 +00:00
Commit graph

4 commits

Author SHA1 Message Date
nella
ca77e0a5db Convert memlib tests 2026-03-20 16:32:46 +01:00
N. Engelhardt
1b6d1e9419 memory_libmap: look for ram_style attributes on surrounding signals 2023-10-19 19:23:35 +02:00
KrystalDelusion
7f033d3c1f More tests in memlib/generate.py
Covers most of the todo list, at least functionally.  Some minor issues with not always using hardware features.
2023-02-21 05:23:15 +13:00
Marcelina Kościelnicka
982a11c709 Add memory_libmap tests. 2022-05-18 17:32:56 +02:00