mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-25 08:54:37 +00:00
Code Activity
15711 commits 122 branches 59 tags 71 MiB
Commit graph

1 commit

Author SHA1 Message Date
Clifford Wolf
91dd87e60b Improved scope resolution of local regs in Verilog+AST frontend 2014-08-05 12:15:53 +02:00