| 
								
								
									 Clifford Wolf | 2bec47a404 | Use only module->addCell() and module->remove() to create and delete cells | 2014-07-25 17:56:19 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a62c21c9c6 | Removed RTLIL::SigSpec::expand() method | 2014-07-23 19:34:51 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 4b4048bc5f | SigSpec refactoring: using the accessor functions everywhere | 2014-07-22 20:39:37 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a233762a81 | SigSpec refactoring: renamed chunks and width to __chunks and __width | 2014-07-22 20:39:37 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 1d88f1cf9f | Removed deprecated module->new_wire() | 2014-07-21 12:35:06 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | fc3b3c4ec3 | Added $slice and $concat cell types | 2014-02-07 17:44:57 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | bf607df6d5 | Fixed undef extend for bitwise binary ops (bugs in simplemap and satgen) | 2013-12-29 17:39:49 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | fe8ec32a1c | Added new cell types to manual | 2013-12-28 12:10:32 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c69c416d28 | Added $bu0 cell (for easy correct $eq/$ne mapping) | 2013-12-28 12:02:14 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 76f7c10cfc | Using simplemap mappers from techmap | 2013-11-24 23:31:14 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 3ee33cbdaf | Added simplemap pass | 2013-11-24 22:52:30 +01:00 |  |