mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity
12608 commits 122 branches 59 tags 72 MiB
Commit graph

1029 commits

Author SHA1 Message Date
github-actions[bot]
1dbf91a8ef Bump version 2021-08-30 00:49:03 +00:00
github-actions[bot]
591fe72203 Bump version 2021-08-23 00:46:01 +00:00
github-actions[bot]
21e710eb55 Bump version 2021-08-21 00:48:23 +00:00
Miodrag Milanovic
b59c427348 Make Verific extensions optional 2021-08-20 10:19:04 +02:00
github-actions[bot]
75a4cdfc8a Bump version 2021-08-18 00:51:20 +00:00
github-actions[bot]
e6dd4db0af Bump version 2021-08-17 00:49:33 +00:00
github-actions[bot]
83c0f82dc8 Bump version 2021-08-15 00:50:04 +00:00
github-actions[bot]
539d4ee907 Bump version 2021-08-14 00:46:42 +00:00
Rupert Swarbrick
ee2b5b7ed1 Generate an RTLIL representation of bind constructs 
This code now takes the AST nodes of type AST_BIND and generates a
representation in the RTLIL for them.

This is a little tricky, because a binding of the form:

    bind baz foo_t foo_i (.arg (1 + bar));

means "make an instance of foo_t called foo_i, instantiate it inside
baz and connect the port arg to the result of the expression 1+bar".
Of course, 1+bar needs a cell for the addition. Where should that cell
live?

With this patch, the Binding structure that represents the construct
is itself an AST::AstModule module. This lets us put the adder cell
inside it. We'll pull the contents out and plonk them into 'baz' when
we actually do the binding operation as part of the hierarchy pass.

Of course, we don't want RTLIL::Binding to contain an
AST::AstModule (since kernel code shouldn't depend on a frontend), so
we define RTLIL::Binding as an abstract base class and put the
AST-specific code into an AST::Binding subclass. This is analogous to
the AST::AstModule class.
 2021-08-13 17:11:35 -06:00
github-actions[bot]
c8023e37d8 Bump version 2021-08-13 00:50:48 +00:00
github-actions[bot]
bfcd08a323 Bump version 2021-08-12 00:49:51 +00:00
github-actions[bot]
b96eb888cc Bump version 2021-08-11 00:52:20 +00:00
github-actions[bot]
f368e2c7e6 Bump version 2021-08-10 00:52:49 +00:00
Marcelina Kościelnicka
d25b9088c8 Refactor common parts of SAT-using optimizations into a helper. 
This also aligns the functionality:

- in all cases, the onehot attribute is used to create appropriate
  constraints (previously, opt_dff didn't do it at all, and share
  created one-hot constraints based on $pmux presence alone, which
  is unsound)
- in all cases, shift and mul/div/pow cells are now skipped when
  importing the SAT problem (previously only memory_share did this)
  — this avoids creating clauses for hard cells that are unlikely
  to help with proving the UNSATness needed for optimization
 2021-08-09 16:54:35 +02:00
github-actions[bot]
d8fcf1ab25 Bump version 2021-08-08 00:50:48 +00:00
github-actions[bot]
a24906a7d2 Bump version 2021-08-07 00:45:55 +00:00
github-actions[bot]
2e421feb0e Bump version 2021-08-05 00:51:08 +00:00
github-actions[bot]
d8b0c3277f Bump version 2021-08-04 00:49:53 +00:00
github-actions[bot]
ca8ad62696 Bump version 2021-08-03 00:55:22 +00:00
github-actions[bot]
10bcc4e192 Bump version 2021-08-02 00:50:24 +00:00
github-actions[bot]
12db9b4273 Bump version 2021-07-31 00:50:30 +00:00
github-actions[bot]
87ef1dd805 Bump version 2021-07-30 00:52:33 +00:00
github-actions[bot]
a055145b95 Bump version 2021-07-29 00:49:14 +00:00
github-actions[bot]
37d76deef1 Bump version 2021-07-28 00:52:46 +00:00
github-actions[bot]
9600f20be8 Bump version 2021-07-27 00:52:14 +00:00
Miodrag Milanovic
7a5ac90985 Update to latest Verific with extensions for initial assertions 2021-07-09 09:02:27 +02:00
Xiretza
75e5500d4d Makefile: allow running multiple sanitizers at once 2021-07-05 16:42:10 +02:00
Xiretza
a189284a28 Makefile: use git/make -C instead of cd 2021-07-05 16:42:01 +02:00
Xiretza
ef68c2762c Makefile: pass PRETTY=0 to ABC 2021-07-05 16:40:48 +02:00
Xiretza
9c31ecfab8 Makefile: don't bake DESTDIR into libyosys DT_SONAME 
DESTDIR is only used as a temporary destination for installed files
before they are packaged into an archive; the "real" installed location
is determined by PREFIX/{BIN,LIB,DAT}DIR.
 2021-07-05 16:39:16 +02:00
Xiretza
18f4ae482c Makefile: clean up PYOSYS configuration 2021-07-05 16:38:58 +02:00
Ashton Snelgrove
092f0cb01e Include blif reader header in public facing extension header files. 2021-06-16 22:29:34 +02:00
Claire Xenia Wolf
0ada13cbe2 Use HTTPS for website links, gatecat email 
git ls-tree -r --name-only HEAD | xargs sed -i -rf ~/fixemails.sed

s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi;
s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi;
s/((David)\s+)+(Shah|gatecat)\s+<(dave|david|gatecat)@(symbioticeda.com|yosyshq.com|ds0.me)>/gatecat <gatecat@ds0.me>/gi;
s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi;
s,https?://www.clifford.at/yosys/|http://yosyshq.net/yosys/,https://yosyshq.net/yosys/,g;
 2021-06-09 12:16:56 +02:00
Claire Xenia Wolf
72787f52fc Fixing old e-mail addresses and deadnames 
s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi;
s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi;
s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi;
s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi;
s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g;
 2021-06-08 00:39:36 +02:00
Marcelina Kościelnicka
1eea06bcc0 Add new helper class for merging FFs into cells, use for memory_dff. 
Fixes #1854.
 2021-05-23 14:46:59 +02:00
Marcelina Kościelnicka
25de8faf10 Bump version 2021-05-20 12:50:32 +02:00
Marcelina Kościelnicka
32a0ce9d68 blif: Use library cells' start_offset and upto for wideports. 
Fixes #2729.
 2021-05-08 15:50:03 +02:00
Marcelina Kościelnicka
687f381b69 Bump version 2021-03-30 02:30:17 +02:00
Lofty
f4298b057a quicklogic: PolarPro 3 support 
Co-authored-by: Grzegorz Latosiński <glatosinski@antmicro.com>
Co-authored-by: Maciej Kurc <mkurc@antmicro.com>
Co-authored-by: Tarachand Pagarani <tpagarani@quicklogic.com>
Co-authored-by: Lalit Sharma <lsharma@quicklogic.com>
Co-authored-by: kkumar23 <kkumar@quicklogic.com>
 2021-03-18 13:28:16 +01:00
Marcelina Kościelnicka
0b0e219765 Bump version 2021-03-08 20:18:11 +01:00
Marcelina Kościelnicka
0e0f84299a Bump version 2021-03-01 19:33:05 +01:00
Marcelina Kościelnicka
5d0cc54f5c Bump version 2021-02-26 00:24:33 +01:00
William D. Jones
9cb0bae1b2 machxo2: Add test/arch/machxo2 directory (test does not pass). 2021-02-23 17:39:58 +01:00
Yosys Bot
127484e675 Bump version 2021-02-18 00:10:06 +00:00
Yosys Bot
78684596dc Bump version 2021-02-16 00:10:06 +00:00
Yosys Bot
4e741adda9 Bump version 2021-02-13 00:10:04 +00:00
Yosys Bot
17c895cbf8 Bump version 2021-02-12 00:10:05 +00:00
Yosys Bot
eff18a2b15 Bump version 2021-02-07 00:10:04 +00:00
Yosys Bot
2f64f96129 Bump version 2021-02-06 00:10:05 +00:00
Yosys Bot
7c6bf42db8 Bump version 2021-02-05 00:10:05 +00:00