mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00
Code Activity
12757 commits 92 branches 52 tags 62 MiB
Commit graph

1 commit

Author SHA1 Message Date
N. Engelhardt 98769010af synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
Renamed from techlibs/quicklogic/pp3_cells_sim.v (Browse further)