mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-18 16:09:36 +00:00
Code Activity
17121 commits 145 branches 67 tags 52 MiB
Commit graph

1 commit

Author SHA1 Message Date
Zachary Snow
c18ddbcd82 verilog: impose limit on maximum expression width 
Designs with unreasonably wide expressions would previously get stuck
allocating memory forever.
 2021-03-04 15:20:52 -05:00