2143 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
Clifford Wolf	8656b1c08f	Added support for bufif0/bufif1 primitives	2013-08-19 19:50:04 +02:00
Clifford Wolf	4214561890	Improved ast dumping (ast/verilog frontend)	2013-08-19 19:49:14 +02:00
Clifford Wolf	a860efa8ac	Implemented same div-by-zero behavior as found in other synthesis tools	2013-08-15 21:00:06 +02:00
Clifford Wolf	78658199e6	Fixed signed div/mod in const eval (rounding and stuff)	2013-08-15 18:23:42 +02:00
Clifford Wolf	457dc09cdc	Added ezsat api for creation of anonymous vectors	2013-08-15 14:40:26 +02:00
Clifford Wolf	2f3da54f26	Added sat -ignore_div_by_zero switch	2013-08-15 11:40:01 +02:00
Clifford Wolf	d0e93e04d1	Added eval -brute_force_equiv_checker_x mode	2013-08-15 11:09:30 +02:00
Clifford Wolf	759852914d	Added support for "2**n" shifter encoding	2013-08-12 14:47:50 +02:00
Clifford Wolf	ccf36cb7d8	Added SAT support for $div and $mod cells	2013-08-11 16:27:15 +02:00
Clifford Wolf	a5836af172	Added "clean -purge" and ";;;" support	2013-08-11 13:59:14 +02:00
Clifford Wolf	080f0aac34	Added ";;" as shortcut for "; clean;"	2013-08-11 13:33:38 +02:00
Clifford Wolf	6068b8902f	freduce performance fix	2013-08-10 15:03:13 +02:00
Clifford Wolf	c8763301b4	Added $div and $mod technology mapping	2013-08-09 17:09:24 +02:00
Clifford Wolf	376150c926	Added techmap -opt mode	2013-08-09 15:20:22 +02:00
Clifford Wolf	05483619f0	Some fixes to improve determinism	2013-08-09 12:42:32 +02:00
Clifford Wolf	d97782b848	Sort ctrl signals in fsm_extract	2013-08-08 15:46:00 +02:00
Clifford Wolf	6a40e46a04	Added -try option to freduce pass	2013-08-08 10:56:27 +02:00
Clifford Wolf	8cd153612e	Added "clean" command (less verbose opt_clean)	2013-08-08 10:53:37 +02:00
Clifford Wolf	56e01ce389	Fixed topological ordering in freduce pass	2013-08-07 19:38:19 +02:00
Clifford Wolf	e729857647	Improved handling of private names in opt_clean and rename commands	2013-08-07 18:39:49 +02:00
Clifford Wolf	3f5d7df603	Added stubnets example to manual prog chapter	2013-08-07 02:19:35 +02:00
Clifford Wolf	653750faac	Small bugfixes in freduce pass	2013-08-06 15:53:09 +02:00
Clifford Wolf	6efca9ea5a	Added freduce command	2013-08-06 15:04:52 +02:00
Clifford Wolf	117489f95a	Fixed SigPool::del() method	2013-08-06 15:04:24 +02:00
Clifford Wolf	ff965424c2	Added proper deallocation of history buffer	2013-08-06 15:03:46 +02:00
Clifford Wolf	8b2f7792ba	Updated TODO section in README	2013-08-01 20:02:15 +02:00
Clifford Wolf	0f38008ed3	Added "design" command (-reset, -save, -load)	2013-07-27 14:27:51 +02:00
Clifford Wolf	974b6a947c	Added "help -write-web-command-reference-manual"	2013-07-26 00:01:31 +02:00
Clifford Wolf	98906b211c	Fixed comments in manual rtlil/ilang syntax	2013-07-25 15:01:02 +02:00
Clifford Wolf	36c39cbd04	Added RTLIL and Liberty syntax highlighting to manual	2013-07-25 14:00:16 +02:00
Clifford Wolf	88d0829d65	Automatically run "proc" on extract map files	2013-07-24 20:19:08 +02:00
Clifford Wolf	ad9bbcbf40	Added $lut cells and abc lut mapping support	2013-07-23 16:19:34 +02:00
Clifford Wolf	d815f1c770	Fixed "make clean" for manual files	2013-07-23 14:19:47 +02:00
Clifford Wolf	3bb1996151	Added web site link to README	2013-07-21 15:04:37 +02:00
Clifford Wolf	61ed6b32d1	Added Yosys Manual	2013-07-20 15:19:12 +02:00
Clifford Wolf	3650fd7fbe	More fixes in ternary op sign handling	2013-07-12 13:13:04 +02:00
Clifford Wolf	ded769c98c	Fixed sign handling in ternary operator	2013-07-12 01:15:37 +02:00
Clifford Wolf	3cd97a205f	Added ast frontend refactoring to TODO	2013-07-11 19:31:57 +02:00
Clifford Wolf	b380c8c790	Another vloghammer related bugfix	2013-07-11 19:24:59 +02:00
Clifford Wolf	a9fefc6ce1	Bugfixes for empty signal vectors	2013-07-10 12:52:29 +02:00
Clifford Wolf	ed62fcdbe2	Fixed sign propagation in bit-wise operators	2013-07-09 23:53:55 +02:00
Clifford Wolf	5dab327b30	More fixes in ast expression sign/width handling	2013-07-09 23:41:43 +02:00
Clifford Wolf	618b2ac994	Merge branch 'master' of github.com:cliffordwolf/yosys	2013-07-09 19:00:10 +02:00
Clifford Wolf	7daeee340a	Fixed shift ops with large right hand side	2013-07-09 18:59:59 +02:00
Clifford Wolf	00a6c1d9a5	Major redesign of expr width/sign detecion (verilog/ast frontend)	2013-07-09 14:31:57 +02:00
Clifford Wolf	e8da3ea7b6	Fixed another bug found using vloghammer	2013-07-07 16:49:30 +02:00
Clifford Wolf	eff68560a2	Fixed AST_CONSTANT node generation	2013-07-07 15:40:26 +02:00
Clifford Wolf	52d21a63ca	Removed tests/xsthammer ... This test is now available as 'vloghammer' in a seperate repository: https://github.com/cliffordwolf/VlogHammer	2013-07-07 13:01:15 +02:00
Clifford Wolf	cf885c4a28	Added opt_clean -purge option	2013-07-07 12:59:30 +02:00
Clifford Wolf	0c0197cf45	Fixed handling of $eq and $ne in opt_const	2013-07-07 12:59:00 +02:00