Krystine Sherwin
c3043b1ce5
symfpu: whitespace
2026-07-15 14:50:33 +12:00
Krystine Sherwin
d5b6a38f65
symfpu: Missed a space
2026-07-15 14:50:32 +12:00
Krystine Sherwin
7b5d334603
symfpu_convert: Handle signed ints
...
Use input wire `is_signed` to select between signed and unsigned handling.
2026-07-15 14:50:32 +12:00
Krystine Sherwin
50c4a057b2
symfpu: Use ubv for convert flags
2026-07-15 14:50:31 +12:00
Krystine Sherwin
675087937f
symfpu: Convert with flags
2026-07-15 14:50:31 +12:00
Krystine Sherwin
dfec87e6a3
symfpu: Add symfpu_convert
...
Convert one input to three outputs (int -> float, float -> int, float -> float).
No rounding mode, no flags (yet).
2026-07-15 14:50:31 +12:00
Krystine Sherwin
7a6b36b670
symfpu: Add -compare mode
...
Also `min` and `max` ops. RISC-V uses IEEE 754-2019 semantics where `min(+0,-0) == -0` and `max(+0,-0) == +0` so we do the same here. We could make it optional, but as I understand it the newer behavior is still backwards compatible (since previously it was valid to have selected either).
2026-07-15 14:50:30 +12:00
Krystine Sherwin
16f6e8dc6a
Add symfpu -classify
...
Add description text for standard `symfpu` signature.
2026-07-15 14:50:30 +12:00
Krystine Sherwin
9943484dbc
symfpu: Add altsqrt
...
No denormalization here. That can be a problem for later (or not at all).
2026-07-15 14:50:29 +12:00
Krystine Sherwin
91928a7329
symfpu: Add alt2div
...
`altdiv` but without denormalization, because as it turns out HardFloat unpacks subnorms in the same way, so lets just support both styles.
2026-07-15 14:50:29 +12:00
Krystine Sherwin
db676a2eae
symfpu: Add altdiv
2026-07-15 14:50:28 +12:00
Krystine Sherwin
717f7c5d3a
symfpu: Dynamic rounding mode
2026-07-15 14:50:27 +12:00
Krystine Sherwin
56e61ee839
symfpu: Tidying output
...
Also switching to cleaner library branch
2026-07-15 14:50:26 +12:00
Krystine Sherwin
2dcaa944bf
symfpu: floatWithStatusFlags
...
Now with verified muladd exceptions.
2026-07-15 14:50:26 +12:00
Krystine Sherwin
2b39569477
symfpu: Configurable rounding modes
...
Including tests, but currently only testing rounding modes on multiply.
Also missing the ...01 case.
2026-07-15 14:50:25 +12:00
Krystine Sherwin
1347790f4d
symfpu: Add flags
...
Use symfpu fork.
Add tests for symfpu properties and extra edge case checking for flags.
2026-07-15 14:50:25 +12:00
Krystine Sherwin
625aecb5d3
symfpu: Configurable op
2026-07-15 14:50:07 +12:00
Krystine Sherwin
648fb01ffc
symfpu: Configurable eb and sb
2026-07-15 14:50:06 +12:00
Jannis Harder
0ef11ee048
wip: symfpu pass
2026-07-15 14:50:06 +12:00