3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-01-28 12:58:44 +00:00
Commit graph

18 commits

Author SHA1 Message Date
Lofty
6554a34ccf analogdevices: DSP tweaks 2026-01-27 00:25:08 +00:00
Lofty
9f9835e8e3 analogdevices: DSP inference 2026-01-27 00:25:08 +00:00
Lofty
da2b6a5eb9 analogdevices: remove cells_xtra 2026-01-27 00:25:08 +00:00
Lofty
746bf7dc28 analogdevices: timings for t40lp 2026-01-27 00:25:08 +00:00
Lofty
90685470aa analogdevices: use single tech param 2026-01-27 00:25:08 +00:00
Lofty
3574a4e9f5 analogdevices: expreso does not care about clock buffers 2026-01-27 00:25:08 +00:00
Lofty
5228d4800a analogdevices: prepare for t40lp timings 2026-01-27 00:25:08 +00:00
Krystine Sherwin
88038614a0 analogdevices: Adding RBRAM2 and -tech 2026-01-27 00:25:08 +00:00
Krystine Sherwin
0e687bb42a analogdevices: (some) Native BRAM
Specifically, the SDP configurations for RBRAM (ignoring 2048x09 because it makes the memlib format unhappy).
Drop the unused defines from the synth pass.
Remove comments from the lutram files referencing xilinx.
2026-01-27 00:25:08 +00:00
Krystine Sherwin
1dddec10cc analogdevices: Native LUTRAM primitives 2026-01-27 00:25:08 +00:00
Lofty
f5a223ecea analogdevices: LUTRAM config 2026-01-27 00:25:08 +00:00
Lofty
4e9451b19d analogdevices: update timing model 2026-01-27 00:25:08 +00:00
Lofty
cd64a4db76 analogdevices: user retargeting 2026-01-27 00:25:08 +00:00
Lofty
c2db4daeb9 analogdevices: more housekeeping 2026-01-27 00:25:08 +00:00
Lofty
839a974702 analogdevices: remove some extra cells! 2026-01-27 00:25:08 +00:00
Lofty
4cdabf9376 test suite 2026-01-27 00:25:08 +00:00
Lofty
0047b645d4 synth_analogdevices: remove scopeinfo cells 2026-01-27 00:25:08 +00:00
Lofty
bf602c5a72 Create synth_analogdevices 2026-01-27 00:25:08 +00:00