yosys

mirrors/yosys

Fork 0

mirror of https://github.com/YosysHQ/yosys synced 2025-08-27 13:39:49 +00:00

Commit graph

Author	SHA1	Message	Date
Dan Ravensloft	0d4c2f0a65	intel_alm: add Cyclone 10 GX tests	2020-07-05 21:36:38 +02:00
Dan Ravensloft	2e37e62e6b	synth_intel_alm: alternative synthesis for Intel FPGAs By operating at a layer of abstraction over the rather clumsy Intel primitives, we can avoid special hacks like `dffinit -highlow` in favour of simple techmapping. This also makes the primitives much easier to manipulate, and more descriptive (no more cyclonev_lcell_comb to mean anything from a LUT2 to a LUT6).	2020-04-15 11:40:41 +02:00

Author

SHA1

Message

Date

Dan Ravensloft

0d4c2f0a65

intel_alm: add Cyclone 10 GX tests

2020-07-05 21:36:38 +02:00

Dan Ravensloft

2e37e62e6b

synth_intel_alm: alternative synthesis for Intel FPGAs

By operating at a layer of abstraction over the rather clumsy Intel primitives,
we can avoid special hacks like `dffinit -highlow` in favour of simple techmapping.

This also makes the primitives much easier to manipulate, and more descriptive
(no more cyclonev_lcell_comb to mean anything from a LUT2 to a LUT6).

2020-04-15 11:40:41 +02:00

2 commits