mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-11 08:32:04 +00:00
Code Activity
16138 commits 121 branches 60 tags 48 MiB
Commit graph

9 commits

Author SHA1 Message Date
Lofty
4aa5008c56 analogdevices: expreso does not care about clock buffers 2025-11-09 15:44:35 +00:00
Lofty
3e1ca2f3e6 analogdevices: prepare for t40lp timings 2025-11-09 15:44:35 +00:00
Krystine Sherwin
dc76af06a0 analogdevices: Adding RBRAM2 and -tech 2025-11-09 15:44:34 +00:00
Krystine Sherwin
3f90865a28 analogdevices: (some) Native BRAM 
Specifically, the SDP configurations for RBRAM (ignoring 2048x09 because it makes the memlib format unhappy).
Drop the unused defines from the synth pass.
Remove comments from the lutram files referencing xilinx.
 2025-11-09 15:44:34 +00:00
Lofty
a2983851f0 analogdevices: LUTRAM config 2025-11-09 15:44:34 +00:00
Lofty
2b384b8d53 analogdevices: update timing model 2025-11-09 15:44:34 +00:00
Lofty
9f26034176 test suite 2025-11-09 15:44:34 +00:00
Lofty
a1d13843ad synth_analogdevices: remove scopeinfo cells 2025-11-09 15:44:34 +00:00
Lofty
f4c003b1c5 Create synth_analogdevices 2025-11-09 15:44:34 +00:00