mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity
14528 commits 95 branches 53 tags 45 MiB
Commit graph

14528 commits

This branch
This branch
All branches
Author SHA1 Message Date
github-actions[bot]
229d1ea937 Bump version 2024-09-12 00:19:38 +00:00
Akash Levy
985de62d3c
Merge branch 'YosysHQ:main' into main 2024-09-11 16:01:37 -07:00
Mohamed Gaber
8dac27108e
Typos 2024-09-11 21:45:51 +03:00
Mohamed Gaber
738b5eef0b
Add dirname of script file to sys.path 
This matches the behavior of running a Python interpreter, where the
first element of sys.path is the dirname of the script being run.

This allows importing of files and modules in the same directory without
messing with PYTHONPATH or similar.
 2024-09-11 21:45:51 +03:00
Mohamed Gaber
38f9e6c3a2
-y flag for libyosys Python scripts 
This adds a Python equivalent to the `-c` option, where scripts importing `libyosys` can be imported and used.

Most of the work for this was already done to enable Python passes a couple years back, so this is a relatively small changeset.
 2024-09-11 21:45:51 +03:00
Emil J. Tywoniak
1e999a3cb7 clockgate: EN can be a bit on a multi-bit wire 2024-09-11 19:18:25 +02:00
Akash Levy
a96337110f Bump version 2024-09-11 04:16:34 -07:00
Martin Povišer
34572708d5
Merge pull request #4595 from YosysHQ/emil/internal_stats-astnode 
internal_stats: astnode (sizeof)
 2024-09-11 12:21:29 +02:00
Emil J. Tywoniak
1372c47036 internal_stats: astnode (sizeof) 2024-09-11 11:34:20 +02:00
Emil J. Tywoniak
8b464341c2 clockgate: no initvals 2024-09-11 10:24:48 +02:00
YRabbit
ab35dff702 Gowin. Add the EMCU primitive. 
EMCU is a micro-processor based on ARM Cortex-M3 embedded in the
GW1NSR-4C chip used in the Tangnano4k board.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
 2024-09-11 10:18:51 +10:00
Akash Levy
47a261f9c4 Bump third party 2024-09-10 13:34:28 -07:00
Akash Levy
02931ebfd2
Merge branch 'YosysHQ:main' into main 2024-09-10 11:23:27 -07:00
Roland Coeurjoly
bdc43c6592 Add left and right bound properties to wire. Add test. Fix printing 
for signed attributes

Co-authored-by: N. Engelhardt <nak@yosyshq.com>
Co-authored-by: Roland Coeurjoly <rolandcoeurjoly@gmail.com>
 2024-09-10 12:52:42 +02:00
github-actions[bot]
6937241012 Bump version 2024-09-10 00:19:34 +00:00
Akash Levy
7ff3bff014 Add tee 2024-09-09 12:34:43 -07:00
Emil J. Tywoniak
7e473299bd clockgate: bail on constant signals 2024-09-09 21:20:19 +02:00
Emil J. Tywoniak
dc039d8be4 clockgate: test fine-grained cells 2024-09-09 21:03:22 +02:00
Akash Levy
d427b78afd
Merge branch 'YosysHQ:main' into main 2024-09-09 10:16:51 -07:00
Emil J. Tywoniak
e64fceef70 clockgate: prototype clock gating 2024-09-09 15:00:54 +02:00
Martin Povišer
982fade0df
Merge pull request #4587 from hnpl/main 
Initialize area stats in stat pass
 2024-09-09 07:47:08 +02:00
Hoa Nguyen
c1205ebc42 Initialize area stats in stat pass 
Currently, the area variables in the stat struct are not initialized.
This caused the area stats occasionally being an erroneous value.

Signed-off-by: Hoa Nguyen <hnpl@google.com>
 2024-09-07 21:30:58 -07:00
github-actions[bot]
dcf9f58315 Bump version 2024-09-07 00:18:42 +00:00
Akash Levy
74c26a8418 Try to disable func 2024-09-06 08:08:38 -07:00
Akash Levy
20c5ed2ebb Merge latest 2024-09-06 07:43:14 -07:00
Akash Levy
2247a46727 Bump 2024-09-06 07:37:42 -07:00
Miodrag Milanović
b20df72e1e
Merge pull request #4536 from YosysHQ/functional 
Functional Backend
 2024-09-06 10:05:04 +02:00
Miodrag Milanović
0ad2431585
Merge pull request #4585 from YosysHQ/functional_tests 
Run functional tests on private runner only
 2024-09-06 09:49:31 +02:00
Miodrag Milanovic
fc10a6eee2 Run functional tests on private runner only 2024-09-06 08:47:43 +02:00
Akash Levy
b443ff5f05 Fix 2024-09-05 22:32:12 -07:00
Akash Levy
1d2a4116c2 Try again 2024-09-05 22:28:43 -07:00
Akash Levy
c4c4fe603f Smallfix 2024-09-05 22:21:20 -07:00
Akash Levy
cc3acb9894 Fix whereami extension 2024-09-05 22:13:28 -07:00
Akash Levy
18f05ba615 Add those CXXFLAGS 2024-09-05 22:10:04 -07:00
Akash Levy
7d5843ff02 Undo 2024-09-05 21:38:28 -07:00
Akash Levy
73c997d622 Bump yosys 2024-09-05 21:25:17 -07:00
Akash Levy
9f83121413 Update yosys-slang 2024-09-05 20:58:56 -07:00
Akash Levy
17deeb1e88 Update cmake min 2024-09-05 20:48:32 -07:00
Akash Levy
e299f59e93 Fixing standards 2024-09-05 20:32:21 -07:00
Akash Levy
0583387462 Update yosys-slang 2024-09-05 19:49:58 -07:00
github-actions[bot]
e8951aba29 Bump version 2024-09-06 00:19:21 +00:00
Akash Levy
63a7996cb4
Merge branch 'YosysHQ:main' into main 2024-09-05 17:07:57 -07:00
Akash Levy
cd56f7f7b4 Add setattr to Makefile SMALL 2024-09-05 17:05:54 -07:00
Akash Levy
10c9e27433 Add yosys-slang 2024-09-05 15:22:31 -07:00
Akash Levy
9991bb19bb Add yosys-slang 2024-09-05 14:05:59 -07:00
Akash Levy
ce95ec1f9e Add VHDL support via GHDL call 2024-09-05 13:24:38 -07:00
Martin Povišer
3b8f3c2719
Merge pull request #4582 from YosysHQ/emil/internal_stats-help-string 
internal_stats: fix doc build by adding a help string
 2024-09-05 15:37:22 +02:00
Martin Povišer
7e65b83d49
Merge pull request #4576 from povik/xaiger-drop-bswap 
write_xaiger: Get by without endianness helpers
 2024-09-05 15:36:49 +02:00
Martin Povišer
73a2d35f81
Merge pull request #4581 from YosysHQ/emil/ff-clk-comment 
ff: improve comments
 2024-09-05 12:34:21 +02:00
Emil J. Tywoniak
14b9155492 internal_stats: fix doc build by adding a help string 2024-09-05 11:22:21 +02:00