3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-17 04:50:29 +00:00
Commit graph

15 commits

Author SHA1 Message Date
Lofty
44a1b4ce3f analogdevices: timings for t40lp 2025-10-14 14:13:15 +01:00
Lofty
bbc47dab05 analogdevices: use single tech param 2025-10-14 14:13:15 +01:00
Lofty
afadd4da82 analogdevices: expreso does not care about clock buffers 2025-10-14 14:13:15 +01:00
Lofty
7428be6081 analogdevices: prepare for t40lp timings 2025-10-14 14:13:15 +01:00
Krystine Sherwin
3d6a850101 analogdevices: Adding RBRAM2 and -tech 2025-10-14 14:13:15 +01:00
Krystine Sherwin
4eb79a56e5 analogdevices: (some) Native BRAM
Specifically, the SDP configurations for RBRAM (ignoring 2048x09 because it makes the memlib format unhappy).
Drop the unused defines from the synth pass.
Remove comments from the lutram files referencing xilinx.
2025-10-14 14:13:15 +01:00
Krystine Sherwin
ac7ee22a2e analogdevices: Native LUTRAM primitives 2025-10-14 14:13:15 +01:00
Lofty
41c0a91e9d analogdevices: LUTRAM config 2025-10-14 14:13:15 +01:00
Lofty
1fc42f08f6 analogdevices: update timing model 2025-10-14 14:13:15 +01:00
Lofty
64c2491c24 analogdevices: user retargeting 2025-10-14 14:13:15 +01:00
Lofty
dcc2c3e86f analogdevices: more housekeeping 2025-10-14 14:13:15 +01:00
Lofty
1b0eee8c24 analogdevices: remove some extra cells! 2025-10-14 14:13:15 +01:00
Lofty
40dbea0235 test suite 2025-10-14 14:13:15 +01:00
Lofty
58701cb380 synth_analogdevices: remove scopeinfo cells 2025-10-14 14:13:15 +01:00
Lofty
4ca199c9a2 Create synth_analogdevices 2025-10-14 14:13:15 +01:00