| 
								
								
									 Clifford Wolf | 2279b2a196 | Added "add" command (only wires for now) | 2013-11-20 19:37:40 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 65ad556f3d | Another name resolution bugfix for generate blocks | 2013-11-20 13:57:40 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 92035fb38e | Implemented indexed part selects | 2013-11-20 13:05:27 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c4c299eb5a | Do not allow memory bit select on the left side of an assignment | 2013-11-20 12:18:46 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 0f04738f40 | Added "synthesis" in (synopsys|synthesis) comment support | 2013-11-20 11:44:09 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | ac2be2d892 | Fixed name resolution of local tasks and functions in generate block | 2013-11-20 11:05:58 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 19dba2561e | Implemented part/bit select on memory read | 2013-11-20 10:51:32 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | d248419fe0 | Updated TODOs in README file | 2013-11-20 02:10:48 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | e340532ce5 | Added init= attribute for fpga-style reset values | 2013-11-20 01:49:37 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a1353ec61b | Added "make config-sudo" | 2013-11-19 23:13:41 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 0c91f890c9 | Install simlib in datdir | 2013-11-19 23:05:46 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7ea7342c18 | Large improvements in yosys-config | 2013-11-19 23:04:27 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 0dfdbd991a | Fixed parsing of module arguments when one type is used for many args | 2013-11-19 20:35:31 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 63285b300c | Renamed temp module generated by "abc" pass from "logic" to "netlist" | 2013-11-19 01:03:57 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c5e26f839c | Added additional mem2reg testcase | 2013-11-18 19:55:39 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 4f2edcf2f9 | Fixed two bugs in mem2reg functionality in AST frontend | 2013-11-18 19:55:12 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 79910a5547 | Added dumping of attributes in AST frontend | 2013-11-18 19:54:36 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 2a25e3bca3 | Fixed parsing of default cases when not last case | 2013-11-18 16:10:50 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | de03184150 | Fixed mem2reg for reg usage outside always block | 2013-11-18 12:35:41 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 97f2979bba | Added commented-out osu025 maping commands to cmos techmap example | 2013-11-18 12:01:00 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7d52eb0ddb | Added -v<level> option and some minor driver cleanups | 2013-11-17 13:26:31 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 2df5cd87b2 | Renamed ABCHGPULL to ABCPULL in Makefile | 2013-11-16 15:17:32 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f3345bd3b4 | Improved building of yosys-abc | 2013-11-13 15:49:42 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a694324a75 | Fixed abc pass blif parser for constant bits | 2013-11-13 15:46:28 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 63060dcd2e | Fixed parsing of "parameter integer" | 2013-11-13 15:30:23 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | e5b974fa2a | Cleanups and bugfixes in response to new internal cell checker | 2013-11-11 00:39:45 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 0fd3ebdb23 | Added information on all internal cell types to internal checker | 2013-11-11 00:13:18 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 378cc509cd | Call internal checker more often | 2013-11-10 23:24:21 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 223892ac28 | Improved user-friendliness of "sat" and "eval" expression parsing | 2013-11-09 12:02:27 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 2864cb3b59 | Silenced a gcc warning in spice backend | 2013-11-09 12:01:50 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 18f9477e95 | Added verification of SAT model to "eval -vloghammer_report" command | 2013-11-09 11:38:17 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 259cc1391e | More undef-propagation related fixes | 2013-11-08 11:40:36 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 9f49d538e1 | Fixed handling of different signedness in power operands | 2013-11-08 11:06:11 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | b04051a0e2 | Fixed keep attribute on wires in opt_clean | 2013-11-08 05:20:15 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 4abc8e695a | Implemented const folding of ternary op with undef select | 2013-11-08 04:44:09 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 81b8f3292e | Removed debug log from const_pow() | 2013-11-08 04:43:38 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | fc6dc0d7b8 | Fixed handling of power operator | 2013-11-07 22:20:00 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | d7cb62ac96 | Fixed more extend vs. extend_u0 issues | 2013-11-07 19:20:20 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 02f4f89fdb | Disabled const folding of ternary op when select is undef | 2013-11-07 18:18:16 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 947bd9b96b | Renamed extend_un0() to extend_u0() and use it in genrtlil | 2013-11-07 18:17:10 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 0e1661f84e | Fixed type of sign extension in opt_const $eq/$ne handling | 2013-11-07 16:53:28 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | ed4bcd52e5 | Fixed sign handling in constants | 2013-11-07 14:53:10 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 83a8b8b5ca | Fixed const folding in corner cases with parameters | 2013-11-07 14:08:53 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 90300cbacc | Removed done or obsolete TODO items | 2013-11-07 12:55:09 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | b52bf379b9 | Fixed width detection for replicate operator | 2013-11-07 12:43:04 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | db42a8f89b | Fixed $eq/$ne bitwise optimization in opt_const | 2013-11-07 11:54:59 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 536621a98b | Fixed at_zero evaluation of dynamic ranges | 2013-11-07 11:25:19 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f050c40519 | Various fixes for correct parameter support | 2013-11-07 10:02:11 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 160adccca2 | Fixed the fix for propagation of width hints for $signed() and $unsigned() | 2013-11-07 03:01:28 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 404b46674b | Fixed techmap of $reduce_xnor with multi-bit outputs | 2013-11-07 00:58:06 +01:00 |  |