mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-15 05:18:45 +00:00
Code Activity
6218 commits 98 branches 53 tags 41 MiB
Commit graph

6218 commits

This branch
This branch
All branches
Author SHA1 Message Date
Eddie Hung 7e0cde4acd Revert muxcover.cc to master 2019-06-27 06:02:25 -07:00
Eddie Hung 3910bc2ea6 Copy tests from eddie/fix1132 2019-06-27 06:01:50 -07:00
Bogdan Vukobratovic 0f32cb4e0a Merge remote-tracking branch 'upstream/master' 2019-06-27 12:11:47 +02:00
Clifford Wolf 7c14678ec0 Add "pmux2shiftx -norange", fixes #1135 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-06-27 10:59:12 +02:00
Clifford Wolf 69d810e4a8 Fix handling of partial covers in muxcover, fixes #1132 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-06-27 09:42:58 +02:00
Eddie Hung 593e4a30bb MUXF78 -> $__MUXF78 to indicate internal 2019-06-26 20:09:28 -07:00
Eddie Hung dbb8c8caaa Merge remote-tracking branch 'origin/xaig' into xc7mux 2019-06-26 20:07:31 -07:00
Eddie Hung c226af3f56 Fix spacing 2019-06-26 20:03:34 -07:00
Eddie Hung 080a5ca536 Improve debugging message for comb loops 2019-06-26 20:02:38 -07:00
Eddie Hung 4de25a1949 Add WE to ECP5 dist RAM's abc_scc_break too 2019-06-26 20:02:19 -07:00
Eddie Hung a7a88109f5 Update comment on boxes 2019-06-26 20:00:15 -07:00
Eddie Hung b7bef15b16 Add "WE" to dist RAM's abc_scc_break 2019-06-26 19:58:09 -07:00
Eddie Hung 26efd6f0a9 Support more than one port in the abc_scc_break attr 2019-06-26 19:57:54 -07:00
Eddie Hung 1d0be89214 Add write_xaiger into CHANGELOG 2019-06-26 19:17:11 -07:00
Eddie Hung b9ff0503f3 synth_xilinx's muxcover call to be very conservative -- -nodecode 2019-06-26 17:57:10 -07:00
Eddie Hung f0a1726a1a Accidentally removed "simplemap $mux" 2019-06-26 17:48:49 -07:00
Eddie Hung 2b104ed6c8 Replace with <internal options> 2019-06-26 17:42:50 -07:00
Eddie Hung cae69a3edd Rework help_mode for synth_xilinx -widemux 2019-06-26 17:41:21 -07:00
Eddie Hung da870e62d9 Merge remote-tracking branch 'origin/eddie/fix1132' into xc7mux 2019-06-26 17:34:22 -07:00
Eddie Hung dd4667ef2b Emprically (even if I don't fully understand it) this passes picorv32 tb 2019-06-26 17:33:26 -07:00
Eddie Hung f66be9433f Merge remote-tracking branch 'origin/eddie/fix1132' into xc7mux 2019-06-26 17:16:11 -07:00
Eddie Hung d7d5ea6e0c Remove redundant check (done further down) 2019-06-26 17:13:56 -07:00
Eddie Hung 5f807a7a5b Return to upstream synth_xilinx with opt -full and wreduce 2019-06-26 16:25:48 -07:00
Eddie Hung 502054e040 Merge remote-tracking branch 'origin/eddie/fix1132' into xc7mux 2019-06-26 16:24:38 -07:00
Eddie Hung 5087d1c2c2 Restore sigmap wrapper 2019-06-26 16:16:44 -07:00
Eddie Hung 90750e43ef Merge remote-tracking branch 'origin/eddie/fix1132' into xc7mux 2019-06-26 16:07:18 -07:00
Eddie Hung ca1fac7c47 Add more tests 2019-06-26 16:07:07 -07:00
Eddie Hung 9cba05285b muxcover to be undef-sensitive when computing decoders 2019-06-26 16:06:30 -07:00
Eddie Hung 8ef64a19e7 Revert "Rework muxcover decoder gen if more significant muxes are 1'bx" 
This reverts commit b2b5cf78e2.
 2019-06-26 15:13:25 -07:00
Eddie Hung 812469aaa3 Merge remote-tracking branch 'origin/eddie/fix1132' into xc7mux 2019-06-26 14:48:35 -07:00
Eddie Hung 585e6ddc6c Let's not go crazy: use nonzero costs 2019-06-26 14:16:44 -07:00
Eddie Hung b2b5cf78e2 Rework muxcover decoder gen if more significant muxes are 1'bx 2019-06-26 13:50:19 -07:00
Eddie Hung 6d9ba40263 Add tests 2019-06-26 13:49:51 -07:00
Eddie Hung c762be5930 Instead of blocking wreduce on $mux, use -keepdc instead #1132 2019-06-26 11:48:35 -07:00
Eddie Hung 8d8261c71f Do not call opt with -full before muxcover 2019-06-26 11:38:28 -07:00
Eddie Hung 80de03a7a6 Merge remote-tracking branch 'origin/xaig' into xc7mux 2019-06-26 11:24:39 -07:00
Eddie Hung 4d0014d1b1 Cleanup abc_box_id 2019-06-26 11:23:57 -07:00
Eddie Hung 5fa2afc58c Merge branch 'koriakin/xc7nocarrymux' into xaig 2019-06-26 10:47:53 -07:00
Eddie Hung 6db181471e Grrr 2019-06-26 10:47:03 -07:00
David Shah 71b046d639 tests: Check that Icarus can parse arch sim models 
Signed-off-by: David Shah <dave@ds0.me>
 2019-06-26 18:46:22 +01:00
Eddie Hung 612083a807 Merge remote-tracking branch 'origin/xaig' into xc7mux 2019-06-26 10:33:54 -07:00
Eddie Hung 5e1b8d458b Remove unused var 2019-06-26 10:33:07 -07:00
Eddie Hung 988e6163ab Add _nowide variants of LUT libraries in -nowidelut flows 2019-06-26 10:23:29 -07:00
Eddie Hung 741ebba70a Merge branch 'xaig' of github.com:YosysHQ/yosys into xaig 2019-06-26 10:10:16 -07:00
Eddie Hung 86a5fbcde9 Merge branch 'koriakin/xc7nocarrymux' into xaig 2019-06-26 10:09:59 -07:00
Eddie Hung 138989e1a3 Fix spacing 2019-06-26 10:09:18 -07:00
Eddie Hung df3a037489 Merge branch 'koriakin/xc7nocarrymux' into xaig 2019-06-26 10:08:40 -07:00
Eddie Hung cb722e7b58 Oops. Actually use nocarry flag as spotted by @koriakin 2019-06-26 10:06:33 -07:00
Clifford Wolf 0d2b87e3ed
Merge pull request #1137 from mmicko/cell_sim_fix 
Simulation model verilog fix
 2019-06-26 19:06:10 +02:00
Eddie Hung 799b18263f Merge branch 'koriakin/xc7nocarrymux' into xaig 2019-06-26 10:04:01 -07:00