mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-01-21 01:24:44 +00:00
Code Activity
16437 commits 121 branches 63 tags 50 MiB
Commit graph

16 commits

Author SHA1 Message Date
Lofty
2fdbbeef76 analogdevices: remove cells_xtra 2026-01-05 07:56:00 +00:00
Lofty
35f747e0e5 analogdevices: timings for t40lp 2026-01-05 07:56:00 +00:00
Lofty
24746efe1c analogdevices: use single tech param 2026-01-05 07:56:00 +00:00
Lofty
3c54f64378 analogdevices: expreso does not care about clock buffers 2026-01-05 07:56:00 +00:00
Lofty
09510815d9 analogdevices: prepare for t40lp timings 2026-01-05 07:56:00 +00:00
Krystine Sherwin
3a3b1952ab analogdevices: Adding RBRAM2 and -tech 2026-01-05 07:56:00 +00:00
Krystine Sherwin
a7370e671a analogdevices: (some) Native BRAM 
Specifically, the SDP configurations for RBRAM (ignoring 2048x09 because it makes the memlib format unhappy).
Drop the unused defines from the synth pass.
Remove comments from the lutram files referencing xilinx.
 2026-01-05 07:56:00 +00:00
Krystine Sherwin
02dd7a7624 analogdevices: Native LUTRAM primitives 2026-01-05 07:56:00 +00:00
Lofty
1deeb8d026 analogdevices: LUTRAM config 2026-01-05 07:56:00 +00:00
Lofty
68409b6d8d analogdevices: update timing model 2026-01-05 07:56:00 +00:00
Lofty
258f091655 analogdevices: user retargeting 2026-01-05 07:56:00 +00:00
Lofty
64c722d7a4 analogdevices: more housekeeping 2026-01-05 07:56:00 +00:00
Lofty
7c8d7e4470 analogdevices: remove some extra cells! 2026-01-05 07:56:00 +00:00
Lofty
b8960b0980 test suite 2026-01-05 07:56:00 +00:00
Lofty
0aae850e48 synth_analogdevices: remove scopeinfo cells 2026-01-05 07:56:00 +00:00
Lofty
9c8b3a6836 Create synth_analogdevices 2026-01-05 07:56:00 +00:00