mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 05:30:53 +00:00
Code Activity
14678 commits 116 branches 57 tags 46 MiB
Commit graph

3 commits

Author SHA1 Message Date
Emil J. Tywoniak
2e31dd3070 quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged 2025-03-10 17:12:31 +01:00
Emil J. Tywoniak
c922b0ae45 quicklogic: allow fractured mode on canonical dspv1 modules 2025-03-10 14:29:03 +01:00
Emil J. Tywoniak
402ca82503 synth_quicklogic: add -dspv2 to opt into v2 DSP blocks 2025-02-27 17:41:57 +01:00
Renamed from techlibs/quicklogic/qlf_k6n10f/dsp_final_map.v (Browse further)