4758 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
Clifford Wolf	03ef9a75c6	Added "test_autotb -n <num_iter>" option	2014-08-01 03:55:51 +02:00
Clifford Wolf	32a1cc3efd	Renamed modwalker.h to modtools.h	2014-07-31 23:30:18 +02:00
Clifford Wolf	62c8a71525	Various cleanups in Makefile, Renamed default configurations	2014-07-31 23:14:17 +02:00
Clifford Wolf	069fe0db42	Added compiler + compiler version + compiler flags to version string	2014-07-31 23:07:00 +02:00
Clifford Wolf	c6fd82c70b	Fixed build of verific bindings	2014-07-31 16:45:23 +02:00
Clifford Wolf	cdae8abe16	Renamed port access function on RTLIL::Cell, added param access functions	2014-07-31 16:38:54 +02:00
Clifford Wolf	b5a9e51b96	Added "trace" command	2014-07-31 15:02:16 +02:00
Clifford Wolf	cd9407404a	Added RTLIL::Monitor	2014-07-31 14:45:14 +02:00
Clifford Wolf	e6d33513a5	Added module->design and cell->module, wire->module pointers	2014-07-31 14:11:39 +02:00
Clifford Wolf	1cb25c05b3	Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace	2014-07-31 13:19:47 +02:00
Clifford Wolf	1202f7aa4b	Renamed "stdcells.v" to "techmap.v"	2014-07-31 02:32:00 +02:00
Clifford Wolf	6ca0c569d9	Added "techmap -assert"	2014-07-31 02:21:41 +02:00
Clifford Wolf	41555cde10	Reorganized stdcells.v (no actual code change, just moved and indented stuff)	2014-07-31 02:21:06 +02:00
Clifford Wolf	6166c76831	Added "yosys -A"	2014-07-31 01:05:27 +02:00
Clifford Wolf	e5c245df9d	Added "yosys -Q"	2014-07-31 00:53:21 +02:00
Clifford Wolf	2541489105	Added techmap CONSTMAP feature	2014-07-30 22:04:30 +02:00
Clifford Wolf	7daad40ca4	Fixed counting verilog line numbers for "// synopsys translate_off" sections	2014-07-30 20:18:48 +02:00
Clifford Wolf	6400ae3648	Added write_file command	2014-07-30 19:59:29 +02:00
Clifford Wolf	7d98645fe8	Added "make -j{N}" support to "make test"	2014-07-30 19:23:26 +02:00
Clifford Wolf	ceecf5b153	Improvements in test_cell	2014-07-30 18:49:12 +02:00
Clifford Wolf	6c05badc43	New techmap default rules for $shr $sshr $shl $sshl	2014-07-30 18:49:12 +02:00
Clifford Wolf	3f0a5746ef	Using native ezSAT shift ops in satgen, fixed $shift and $shiftx SAT models	2014-07-30 18:37:17 +02:00
Clifford Wolf	9b566a7efa	Added native support for shift operations to ezSAT	2014-07-30 18:37:17 +02:00
Clifford Wolf	45fd26b76e	Added "log_dump_val_worker(char *v)"	2014-07-30 15:58:21 +02:00
Clifford Wolf	e2a029b5d5	Added CodingStyle document	2014-07-30 14:10:49 +02:00
Clifford Wolf	a7c6b37abf	Added "kernel/yosys.h" and "kernel/yosys.cc"	2014-07-30 14:10:15 +02:00
Clifford Wolf	273383692a	Added "test_cell" command	2014-07-29 22:07:41 +02:00
Clifford Wolf	e6df25bf74	Renamed "write_autotest" to "test_autotb" and moved to passes/tests/	2014-07-29 21:12:50 +02:00
Clifford Wolf	e605af8a49	Fixed Verilog pre-processor for files with no trailing newline	2014-07-29 20:14:25 +02:00
Clifford Wolf	2145e57ef0	Bugfix in simlib.v for iverilog	2014-07-29 19:23:31 +02:00
Clifford Wolf	77e2d39cd0	Allow "hierarchy -generate" for $__ cells	2014-07-29 16:35:13 +02:00
Clifford Wolf	03c96f9ce7	Added "techmap -map %{design-name}"	2014-07-29 16:35:13 +02:00
Clifford Wolf	397b00252d	Added $shift and $shiftx cell types (needed for correct part select behavior)	2014-07-29 16:35:13 +02:00
Clifford Wolf	48822e79a3	Removed left over debug code	2014-07-28 19:38:30 +02:00
Clifford Wolf	ec58965967	Fixed part selects of parameters	2014-07-28 19:24:28 +02:00
Clifford Wolf	a03297a7df	Set results of out-of-bounds static bit/part select to undef	2014-07-28 16:09:50 +02:00
Clifford Wolf	55521c085a	Fixed RTLIL code generator for part select of parameter	2014-07-28 15:31:19 +02:00
Clifford Wolf	0598bc8708	Fixed width detection for part selects	2014-07-28 15:19:34 +02:00
Clifford Wolf	27a872d1e7	Added support for "upto" wires to Verilog front- and back-end	2014-07-28 14:25:03 +02:00
Clifford Wolf	3c45277ee0	Added wire->upto flag for signals such as "wire [0:7] x;"	2014-07-28 12:12:13 +02:00
Clifford Wolf	7bd2d1064f	Using log_assert() instead of assert()	2014-07-28 11:27:48 +02:00
Clifford Wolf	d86a25f145	Added std::initializer_list<> constructor to SigSpec	2014-07-28 10:52:58 +02:00
Clifford Wolf	f99495a895	Added cover() to all SigSpec constructors	2014-07-28 10:52:30 +02:00
Clifford Wolf	ee65dea738	Fixed signdness detection of expressions with bit- and part-selects	2014-07-28 10:10:08 +02:00
Clifford Wolf	c469be883b	Improvements in tests/vloghtb	2014-07-28 09:15:40 +02:00
Clifford Wolf	8b0f50792c	Added techmap -extern	2014-07-27 21:31:18 +02:00
Clifford Wolf	c4bdba78cb	Added proper Design->addModule interface	2014-07-27 21:12:09 +02:00
Clifford Wolf	5da343b7de	Added topological sorting to techmap	2014-07-27 16:43:39 +02:00
Clifford Wolf	0c86d6106c	Added SigPool::check(bit)	2014-07-27 15:38:02 +02:00
Clifford Wolf	ddd31a0b66	Small improvements in PerformanceTimer API	2014-07-27 15:14:02 +02:00