mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-18 07:59:31 +00:00
Code Activity
16892 commits 143 branches 67 tags 52 MiB
Commit graph

1 commit

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00
Renamed from tests/simple/svinterface1.sv (Browse further)