mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-12 03:44:09 +00:00
Code Activity
8933 commits 125 branches 64 tags 72 MiB
Commit graph

1 commit

Author SHA1 Message Date
Marcin Kościelnicki
7e0e42f907 xilinx: Add simulation model for DSP48 (Virtex 4). 2020-01-29 01:40:00 +01:00