mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-23 14:11:28 +00:00
Code Activity
16209 commits 120 branches 61 tags 53 MiB
Commit graph

9 commits

Author SHA1 Message Date
Lofty
0b6aea3ed9 analogdevices: expreso does not care about clock buffers 2025-11-12 22:44:12 +00:00
Lofty
6c4327da04 analogdevices: prepare for t40lp timings 2025-11-12 22:44:12 +00:00
Krystine Sherwin
4690ef36ce analogdevices: Adding RBRAM2 and -tech 2025-11-12 22:44:12 +00:00
Krystine Sherwin
9d887dbc81 analogdevices: (some) Native BRAM 
Specifically, the SDP configurations for RBRAM (ignoring 2048x09 because it makes the memlib format unhappy).
Drop the unused defines from the synth pass.
Remove comments from the lutram files referencing xilinx.
 2025-11-12 22:44:12 +00:00
Lofty
59cde69540 analogdevices: LUTRAM config 2025-11-12 22:44:12 +00:00
Lofty
3870976bcc analogdevices: update timing model 2025-11-12 22:44:12 +00:00
Lofty
8651e3ac89 test suite 2025-11-12 22:44:11 +00:00
Lofty
28600c7f9f synth_analogdevices: remove scopeinfo cells 2025-11-12 22:44:11 +00:00
Lofty
384964bcf7 Create synth_analogdevices 2025-11-12 22:44:11 +00:00