mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-22 15:34:36 +00:00
Code Activity
16050 commits 121 branches 59 tags 71 MiB
Commit graph

12 commits

Author SHA1 Message Date
Lofty
059925a56a analogdevices: DSP inference 2025-10-16 23:33:59 +01:00
Lofty
aab52403f1 analogdevices: remove cells_xtra 2025-10-16 09:27:15 +01:00
Lofty
6d0c2fe048 analogdevices: use single tech param 2025-10-16 08:43:08 +01:00
Lofty
7e894d4159 analogdevices: expreso does not care about clock buffers 2025-10-16 08:43:08 +01:00
Lofty
9cfa5fb369 analogdevices: prepare for t40lp timings 2025-10-16 08:43:08 +01:00
Krystine Sherwin
151f530677 analogdevices: Adding RBRAM2 and -tech 2025-10-16 08:43:08 +01:00
Krystine Sherwin
edeb6128ab analogdevices: (some) Native BRAM 
Specifically, the SDP configurations for RBRAM (ignoring 2048x09 because it makes the memlib format unhappy).
Drop the unused defines from the synth pass.
Remove comments from the lutram files referencing xilinx.
 2025-10-16 08:43:08 +01:00
Lofty
b3e3614c96 analogdevices: LUTRAM config 2025-10-16 08:43:08 +01:00
Lofty
0bec90930f analogdevices: update timing model 2025-10-16 08:43:08 +01:00
Lofty
2cdd97a8d4 test suite 2025-10-16 08:43:08 +01:00
Lofty
04fd4d4601 synth_analogdevices: remove scopeinfo cells 2025-10-16 08:43:08 +01:00
Lofty
7878a7e2bd Create synth_analogdevices 2025-10-16 08:43:08 +01:00