3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-26 02:30:37 +00:00
Commit graph

2 commits

Author SHA1 Message Date
Miodrag Milanovic
a689342207 Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
dh73
c27dcc1e47 Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAs 2017-04-05 23:01:29 -05:00