3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Commit graph

23 commits

Author SHA1 Message Date
Miodrag Milanovic
dbf1d037e8 Cleanup 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
6876a27547 Add NX_DFR simulation model 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
5766555642 Support brams with initialization 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
829dd62054 block ram mapping for standard modes 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
f9f68c3cd1 Split sim models into multiple files and implement few 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
370517b1e6 IO 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
fa14c600ff commented remainder of primitives 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
8023f921e3 RAM 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
b202126c76 IOM 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
ef15325dce removed virtual primitive 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
f836de6bcc mark DSPs as TODOs for now 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
8f42d6dace fifo 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
012f0e2952 memory blocks 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
3ed5ea24b2 sortout more blackboxes 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
0ecc2e597f PLLs 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
200e1a7bfe more DSP wrappers 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
ce635abc21 NX_DSP/SPLIT 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
60611b936b CDC_U 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
815622f685 CDC_L wrappers 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
827ea11503 start splitting blackboxes and add wrapper techmap 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
cfce7dd2f8 remove soc 2024-08-15 17:50:36 +02:00
Lofty
b0c4add642 Added lutram 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
5d898ab223 Add blackboxes 2024-08-15 17:50:36 +02:00