This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-07-16 09:26:40 +00:00
Code
Activity
14834
commits
121
branches
56
tags
58
MiB
emil/techmap-alu-half-adder
Commit graph
1 commit
Author
SHA1
Message
Date
Zachary Snow
a650d9079f
verilog: fix width/sign detection for functions
2022-05-30 16:45:39 -04:00