This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-06-05 13:51:24 +00:00
Code
Activity
15104
commits
120
branches
54
tags
44
MiB
emil/aiger-map-fix-outputs
Commit graph
1 commit
Author
SHA1
Message
Date
whitequark
9ef078848a
gate2lut: new techlib, for converting Yosys gates to FPGA LUTs.
2018-12-05 17:13:27 +00:00