mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-14 11:15:40 +00:00
Code Activity

Merge branch 'main' into nella/latch-toggle

Browse source
This commit is contained in:
nella 2026-07-08 11:41:08 +02:00 • committed by GitHub
commit f5809a7c2c
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
675 changed files with 10003 additions and 8149 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/ice40/arith_map.v
View file

@ -72,4 +72,3 @@ module _80_ice40_alu (A, B, CI, BI, X, Y, CO);
assign X = AA ^ BB;
endmodule

4
techlibs/ice40/ice40_dsp.pmg
View file

@ -33,7 +33,7 @@ code sigA sigB sigH
return sig.extract(0, i);
};
auto unextend_unsigned = [](const SigSpec &sig) {
int i;
int i;
for (i = GetSize(sig)-1; i > 0; i--)
if (sig[i] != SigBit(State::S0))
break;
@ -61,7 +61,7 @@ code sigA sigB sigH
if (i == 0)
reject;
for (int j = 0, wire_width = 0; j <= i; j++)
for (int j = 0, wire_width = 0; j <= i; j++)
if (nusers(O[j]) == 0)
wire_width++;
else {

1
techlibs/ice40/tests/test_bram.sh
View file

@ -16,4 +16,3 @@ for dbits in 2 4 8 16 24 32; do
if grep -H ERROR ${id}_tb.txt; then false; fi
done; done
echo OK