mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-13 19:20:19 +00:00
Code Activity

analogdevices: Adding RBRAM2 and -tech

Browse source
This commit is contained in:
Krystine Sherwin 2025-10-11 12:06:35 +13:00
parent 804360442d
commit e7cc402b92
No known key found for this signature in database
4 changed files with 119 additions and 26 deletions
Download patch file Download diff file Expand all files Collapse all files

36
techlibs/analogdevices/brams_map.v
View file

@ -4,6 +4,18 @@ parameter INIT = 0;
parameter OPTION_ENABLE_WIDTH = "BIT";
parameter WIDTH = 40;
`ifdef IS_T40LP
parameter ABITS = 12;
localparam NODE = "T40LP_Gen2.4";
localparam BRAM_MODE = WIDTH == 5 ? "SDP_4096x05" :
WIDTH == 10 ? "SDP_2048x10" : "SDP_1024x40";
`elsif IS_T16FFC
parameter ABITS = 13;
localparam NODE = "T16FFC_Gen2.4";
localparam BRAM_MODE = WIDTH == 5 ? "SDP_8192x05" :
WIDTH == 10 ? "SDP_4096x10" : "SDP_2048x40";
`endif
parameter PORT_W_WR_EN_WIDTH = 5;
parameter PORT_W_CLK_POL = 1;
@ -11,30 +23,32 @@ parameter PORT_R_CLK_POL = 1;
input PORT_W_CLK;
input PORT_W_CLK_EN;
input [11:0] PORT_W_ADDR;
input [ABITS-1:0] PORT_W_ADDR;
input [WIDTH-1:0] PORT_W_WR_DATA;
input [PORT_W_WR_EN_WIDTH-1:0] PORT_W_WR_EN;
input PORT_R_CLK;
input PORT_R_CLK_EN;
input [11:0] PORT_R_ADDR;
input [ABITS-1:0] PORT_R_ADDR;
output [WIDTH-1:0] PORT_R_RD_DATA;
`ifdef IS_T40LP
RBRAM
`endif
`ifdef IS_T16FFC
RBRAM2
`endif
#(
.TARGET_NODE("T40LP_Gen2.4"),
.BRAM_MODE(
WIDTH == 5 ? "SDP_4096x05" :
WIDTH == 10 ? "SDP_2048x10" : "SDP_1024x40"
),
.TARGET_NODE(NODE),
.BRAM_MODE(BRAM_MODE),
.QA_REG(0),
.QB_REG(0),
.CLKA_INV(!PORT_W_CLK_POL),
.CLKB_INV(!PORT_R_CLK_POL),
.DATA_WIDTH(WIDTH),
.ADDR_WIDTH(
WIDTH == 5 ? 12 :
WIDTH == 10 ? 11 : 10
WIDTH == 5 ? ABITS :
WIDTH == 10 ? ABITS-1 : ABITS-2
),
.WE_WIDTH(OPTION_ENABLE_WIDTH == "BIT" ? WIDTH : PORT_W_WR_EN_WIDTH),
.PERR_WIDTH(1),
@ -47,7 +61,7 @@ _TECHMAP_REPLACE_
.WEA(PORT_W_WR_EN),
.AA(
WIDTH == 5 ? PORT_W_ADDR :
WIDTH == 10 ? PORT_W_ADDR[11:1] : PORT_W_ADDR[11:2]
WIDTH == 10 ? PORT_W_ADDR[ABITS-1:1] : PORT_W_ADDR[ABITS-1:2]
),
.CLKA(PORT_W_CLK),
.QB(PORT_R_RD_DATA),
@ -56,7 +70,7 @@ _TECHMAP_REPLACE_
// .WEB(0),
.AB(
WIDTH == 5 ? PORT_R_ADDR :
WIDTH == 10 ? PORT_R_ADDR[11:1] : PORT_R_ADDR[11:2]
WIDTH == 10 ? PORT_R_ADDR[ABITS-1:1] : PORT_R_ADDR[ABITS-1:2]
),
.CLKB(PORT_R_CLK),
);