mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-15 03:35:40 +00:00
Code Activity

rtlil: set Module::design before name at all construction sites

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-05 21:50:04 +02:00
parent 734593e12d
commit e2627b367e
11 changed files with 11 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/ast/ast.cc
View file

@ -1953,6 +1953,7 @@ RTLIL::Module *AstModule::clone() const
RTLIL::Module *AstModule::clone(RTLIL::Design *dst, bool src_id_verbatim) const
{
AstModule *new_mod = new AstModule;
new_mod->design = dst;
new_mod->name = name;
dst->add(new_mod);
cloneInto(new_mod, src_id_verbatim);