mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-03 00:45:15 +00:00
Code Activity

Merge pull request #5631 from rocallahan/cleanup-compare-signals

Browse source 
Clean up `compare_signals()` in `opt_clean`
This commit is contained in:
Emil J 2026-02-04 17:45:05 +01:00 • committed by GitHub
commit 8bbde80e02
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 4 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

5
passes/opt/opt_clean.cc
View file

@ -271,6 +271,9 @@ bool compare_signals(RTLIL::SigBit &s1, RTLIL::SigBit &s2, SigPool &regs, SigPoo
return conns.check_any(s2); return conns.check_any(s2);
} }
if (w1 == w2)
return s2.offset < s1.offset;
if (w1->port_output != w2->port_output) if (w1->port_output != w2->port_output)
return w2->port_output; return w2->port_output;
@ -343,7 +346,7 @@ bool rmunused_module_signals(RTLIL::Module *module, bool purge_mode, bool verbos
RTLIL::Wire *wire = it.second; RTLIL::Wire *wire = it.second;
for (int i = 0; i < wire->width; i++) { for (int i = 0; i < wire->width; i++) {
RTLIL::SigBit s1 = RTLIL::SigBit(wire, i), s2 = assign_map(s1); RTLIL::SigBit s1 = RTLIL::SigBit(wire, i), s2 = assign_map(s1);
if (!compare_signals(s1, s2, register_signals, connected_signals, direct_wires)) if (compare_signals(s2, s1, register_signals, connected_signals, direct_wires))
assign_map.add(s1); assign_map.add(s1);
} }
} }