Merge pull request #5645 from nataliakokoromyti/upstream-verific-mixed-sv-vhdl

Upstream verific mixed sv vhdl

tests/verific/mixed_flist.flist

@@ -0,0 +1,2 @@
+mixed_flist.sv
+mixed_flist.vhd

tests/verific/mixed_flist.sv

@@ -0,0 +1,4 @@
+module sv_top(input logic a, output logic y);
+	// Instantiates VHDL entity to ensure mixed -f list is required
+	vhdl_mod u_vhdl(.a(a), .y(y));
+endmodule

tests/verific/mixed_flist.vhd

@@ -0,0 +1,14 @@
+library ieee;
+use ieee.std_logic_1164.all;
+
+entity vhdl_mod is
+	port (
+		a : in std_logic;
+		y : out std_logic
+	);
+end entity vhdl_mod;
+
+architecture rtl of vhdl_mod is
+begin
+	y <= a;
+end architecture rtl;

tests/verific/mixed_flist.ys

@@ -0,0 +1,3 @@
+verific -f -sv mixed_flist.flist
+verific -import sv_top
+select -assert-mod-count 1 sv_top