mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-04 23:14:00 +00:00
Code Activity

Merge pull request #5393 from sifferman/ifdef_tran

Browse source 
Added ifndef SIMLIB_NOCONNECT
This commit is contained in:
Jannis Harder 2025-10-01 21:05:44 +02:00 • committed by GitHub
commit 058766da22
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 11 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

11
techlibs/common/simlib.v
View file

@ -31,6 +31,14 @@
* *
*/ */
// If using Verilator, define SIMLIB_VERILATOR_COMPAT
`ifdef SIMLIB_VERILATOR_COMPAT
/* verilator lint_save */
/* verilator lint_off DEFOVERRIDE */
`define SIMLIB_NOCONNECT
/* verilator lint_restore */
`endif
// -------------------------------------------------------- // --------------------------------------------------------
//* ver 2 //* ver 2
//* title Bit-wise inverter //* title Bit-wise inverter
@ -3219,6 +3227,8 @@ endmodule
// -------------------------------------------------------- // --------------------------------------------------------
//* group wire //* group wire
`ifndef SIMLIB_NOCONNECT
module \$connect (A, B); module \$connect (A, B);
parameter WIDTH = 0; parameter WIDTH = 0;
@ -3230,6 +3240,7 @@ tran connect[WIDTH-1:0] (A, B);
endmodule endmodule
`endif
// -------------------------------------------------------- // --------------------------------------------------------
//* group wire //* group wire
module \$input_port (Y); module \$input_port (Y);