mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-04 05:49:57 +00:00
Code Activity
246 commits 7 branches 26 tags 1.3 MiB
Python 84.7%
Rust 11.2%
Makefile 1.7%
Verilog 1.1%
SystemVerilog 0.9%
Other 0.4%
Find a file
Miodrag Milanovic 1a7819979f Add format target and yapf style
2020-08-10 12:14:04 +02:00
docs Improvements in "make test" 2020-07-24 14:58:23 +02:00
extern Include verilog source files for demo1.sby 2020-07-21 13:01:36 +02:00
sbysrc Run dffunmap before writing the design with aiger/btor/smt2 backends. 2020-07-31 16:37:25 +02:00
tests fix test rule 2020-07-24 16:06:44 +02:00
.gitignore Add aiger engine 2017-02-19 23:53:01 +01:00
.style.yapf Add format target and yapf style 2020-08-10 12:14:04 +02:00
COPYING Adding top level COPYING file. 2019-04-11 15:32:32 -07:00
Makefile Add format target and yapf style 2020-08-10 12:14:04 +02:00
README.md Adding license info to the top level README file too. 2019-04-11 15:36:19 -07:00

README.md

SymbiYosys (sby) is a front-end driver program for Yosys-based formal hardware verification flows. See http://symbiyosys.readthedocs.io/ for documentation on how to use SymbiYosys.

Many example designs using SymbiYosys have been published on the ZipCPU blog. Please consider browsing the formal verification page of the ZipCPU blog for examples and commentary.

SymbiYosys (sby) itself is licensed under the ISC license, note that the solvers and other components used by SymbiYosys come with their own license terms. There is some more details in the "Selecting the right engine" section of the documentation.