This website requires JavaScript.
Explore
Help
Register
Sign in
libre-chip
/
fayalite
Watch
2
Star
0
Fork
You've already forked fayalite
2
Code
Issues
1
Pull requests
Projects
Releases
Packages
Wiki
Activity
Actions
668e714dc9
fayalite
/
crates
/
fayalite
/
tests
History
Download ZIP
Download TAR.GZ
Jacob Lifshay
e0c9939147
add test that SimValue can't be interned, since its PartialEq may ignore types
2025-04-09 19:55:09 -07:00
..
sim
/expected
add support for #[hdl(sim)] enum_ty.Variant(value) and #[hdl(sim)] EnumTy::Variant(value) and non-sim variants too
2025-04-01 22:16:47 -07:00
ui
add test that SimValue can't be interned, since its PartialEq may ignore types
2025-04-09 19:55:09 -07:00
formal.rs
add module exercising formal verification of memories
2024-12-08 17:13:26 -03:00
hdl_types.rs
implement [de]serializing
BaseType
s,
SimValue
s, and support PhantomConst<T> in #[hdl] struct S<T>
2025-04-04 01:04:26 -07:00
module.rs
add UIntInRange[Inclusive][Type]
2025-04-07 18:27:54 -07:00
sim.rs
re-export
bitvec
and add types useful for simulation to the prelude
2025-04-03 16:01:39 -07:00
ui.rs
initial public commit
2024-06-10 23:09:13 -07:00