This website requires JavaScript.
Explore
Help
Register
Sign in
libre-chip
/
fayalite
Watch
2
Star
0
Fork
You've already forked fayalite
2
Code
Issues
1
Pull requests
Projects
Releases
Packages
Wiki
Activity
Actions
36f1b9bbb6
fayalite
/
crates
/
fayalite-proc-macros-impl
/
src
History
Download ZIP
Download TAR.GZ
Jacob Lifshay
57aae7b7fb
All checks were successful
/ deps (pull_request)
Successful in 15s
Details
/ test (pull_request)
Successful in 4m16s
Details
/ deps (push)
Successful in 12s
Details
/ test (push)
Successful in 4m46s
Details
implement [de]serializing
BaseType
s,
SimValue
s, and support PhantomConst<T> in #[hdl] struct S<T>
2025-04-04 01:04:26 -07:00
..
module
add support for #[hdl(sim)] enum_ty.Variant(value) and #[hdl(sim)] EnumTy::Variant(value) and non-sim variants too
2025-04-01 22:16:47 -07:00
fold.rs
add support for #[hdl(sim)] enum_ty.Variant(value) and #[hdl(sim)] EnumTy::Variant(value) and non-sim variants too
2025-04-01 22:16:47 -07:00
hdl_bundle.rs
implement [de]serializing
BaseType
s,
SimValue
s, and support PhantomConst<T> in #[hdl] struct S<T>
2025-04-04 01:04:26 -07:00
hdl_enum.rs
implement [de]serializing
BaseType
s,
SimValue
s, and support PhantomConst<T> in #[hdl] struct S<T>
2025-04-04 01:04:26 -07:00
hdl_type_alias.rs
add #[hdl(cmp_eq)] to implement HdlPartialEq automatically
2025-02-16 20:48:16 -08:00
hdl_type_common.rs
add #[hdl(cmp_eq)] to implement HdlPartialEq automatically
2025-02-16 20:48:16 -08:00
lib.rs
expand SimValue support
2025-03-30 00:55:38 -07:00
module.rs
silence unused
m
variable warning in #[hdl_module] with an empty body.
2025-03-27 23:17:28 -07:00
process_cfg.rs
implement handling #[cfg] and #[cfg_attr] in proc macro inputs
2024-12-28 23:39:08 -08:00