libre-chip/fayalite
3
0
Fork 3
Code Issues 1 Pull requests Projects Releases Packages Wiki Activity Actions

fix DynShr[SU]'s literal bits to properly shift right instead of left

Browse source
This commit is contained in:
Jacob Lifshay 2025-11-20 02:23:47 -08:00
parent 2817cd3d58
commit 2a65aa2bd5
Signed by: programmerjake
SSH key fingerprint: SHA256:HnFTLGpSm4Q4Fj502oCFisjZSoakwEuTsJJMSke63RQ
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
crates/fayalite/src/expr/ops.rs
View file

@ -1272,7 +1272,7 @@ macro_rules! impl_dyn_shr {
literal_bits: Err(NotALiteralExpr), literal_bits: Err(NotALiteralExpr),
}; };
retval.literal_bits = binary_op_literal_bits(retval.ty(), lhs, rhs, |lhs, rhs| { retval.literal_bits = binary_op_literal_bits(retval.ty(), lhs, rhs, |lhs, rhs| {
Ok(lhs << rhs.to_usize().ok_or(NotALiteralExpr)?) Ok(lhs >> rhs.to_usize().ok_or(NotALiteralExpr)?)
}); });
retval retval
} }