libre-chip/cpu
3
0
Fork 2
Code Issues 1 Pull requests Projects Releases Packages Wiki Activity Actions

make LogicalFlagsMOp also copy the dest PRegValue.flags into PRegValue.int_fp
All checks were successful
/ test (pull_request) Successful in 27m15s
Details

Browse source
This commit is contained in:
Jacob Lifshay 2026-01-23 12:06:59 -08:00
parent aa07e24c78
commit d361a2b578
Signed by: programmerjake
SSH key fingerprint: SHA256:HnFTLGpSm4Q4Fj502oCFisjZSoakwEuTsJJMSke63RQ
1 changed files with 22 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

34
crates/cpu/src/instruction.rs
View file

@ -1473,14 +1473,19 @@ impl<DestReg: Type, SrcRegWidth: Size> LogicalFlagsMOp<DestReg, SrcRegWidth> {
src: impl ToExpr<Type = Array<PRegValue, 3>>,
) -> Expr<PRegValue> {
let this = this.to_expr();
let flags = LogicalFlagsMOpImm::flags_operation(
Self::imm(this),
this.lut,
src.to_expr().map(|v| v.flags),
);
#[hdl]
PRegValue {
int_fp: 0u64,
flags: LogicalFlagsMOpImm::flags_operation(
Self::imm(this),
this.lut,
src.to_expr().map(|v| v.flags),
),
int_fp: PRegFlags::fields(flags)
.iter()
.as_slice()
.cast_to_bits()
.cast_to_static::<UInt<64>>(),
flags,
}
}
#[hdl]
@ -1489,14 +1494,19 @@ impl<DestReg: Type, SrcRegWidth: Size> LogicalFlagsMOp<DestReg, SrcRegWidth> {
src: impl ToSimValue<Type = Array<PRegValue, 3>>,
) -> SimValue<PRegValue> {
let this = this.into_sim_value();
let flags = LogicalFlagsMOpImm::flags_operation_sim(
Self::imm(&this),
SimValue::into_value(this).lut,
SimValue::into_value(src.into_sim_value()).map(|v| SimValue::into_value(v).flags),
);
#[hdl(sim)]
PRegValue {
int_fp: 0u64,
flags: LogicalFlagsMOpImm::flags_operation_sim(
Self::imm(&this),
SimValue::into_value(this).lut,
SimValue::into_value(src.into_sim_value()).map(|v| SimValue::into_value(v).flags),
),
int_fp: PRegFlags::fields_sim_ref(&flags)
.iter()
.as_slice()
.cast_to_bits()
.cast_to_static::<UInt<64>>(),
flags,
}
}
#[hdl]