programmerjake
0 followers · 1 following
  • Joined on 2024-07-08
Repositories
4
 Projects Packages Public activity Starred repositories
programmerjake created branch make_vcd_modules_use_instance_names in programmerjake/fayalite 2026-03-27 02:14:31 +00:00
80b92c7dd3 change vcd output to have module contents under instance's name, more closely matching how it works in verilog
2aa41137d4 add simulator tests for queue()
a0b2dc085c add test that simulator handles last-connect semantics properly
a8a541b357 sim/compiler: fix registers so they properly retain their old value when not written
52c41bb5db display signals when panicking because not all inputs/outputs are written yet
Compare 10 commits »
programmerjake commented on issue libre-chip/grant-tracking#15 2026-03-26 09:28:28 +00:00
NLnet 2024-12-324 memory system: main memory and IO devices

Implemented in libre-chip/cpu#10

programmerjake closed issue libre-chip/grant-tracking#15 2026-03-26 09:28:28 +00:00
NLnet 2024-12-324 memory system: main memory and IO devices
programmerjake deleted branch add-mem-and-io from programmerjake/cpu 2026-03-26 09:27:18 +00:00
programmerjake automatically merged pull request libre-chip/cpu#10 2026-03-26 09:26:59 +00:00
programmerjake pushed to master at libre-chip/cpu 2026-03-26 09:26:44 +00:00
a1147f0f05 add sram and main_memory_and_io modules
5bdc71acc3 add memory_interface_adapter_no_split
a15367c37e add address_range to MemoryInterfaceConfig and add support to simple_uart
0d451e4e95 change MemoryInterface types to have their own config
689b4ef65a implement simple_uart::simple_uart
Compare 11 commits »
programmerjake pushed to add-mem-and-io at programmerjake/cpu 2026-03-26 09:03:23 +00:00
a1147f0f05 add sram and main_memory_and_io modules
5bdc71acc3 add memory_interface_adapter_no_split
Compare 2 commits »
programmerjake created pull request libre-chip/cpu#10 2026-03-26 08:39:43 +00:00
implement memory interface adapters, sram, and simple uart
programmerjake pushed to add-mem-and-io at programmerjake/cpu 2026-03-26 08:24:43 +00:00
5c4ec8127f add sram and main_memory_and_io modules
programmerjake pushed to add-mem-and-io at programmerjake/cpu 2026-03-26 04:28:38 +00:00
cd5a40bbcf add memory_interface_adapter_no_split
programmerjake pushed to add-mem-and-io at programmerjake/cpu 2026-03-25 06:47:22 +00:00
23b2dac3e3 WIP: adding memory_interface_adapter_no_split
a15367c37e add address_range to MemoryInterfaceConfig and add support to simple_uart
0d451e4e95 change MemoryInterface types to have their own config
689b4ef65a implement simple_uart::simple_uart
79eac8929a add test for simple_uart::receiver
Compare 10 commits »
programmerjake pushed to master at libre-chip/fayalite 2026-03-25 06:43:45 +00:00
2aa41137d4 add simulator tests for queue()
a0b2dc085c add test that simulator handles last-connect semantics properly
a8a541b357 sim/compiler: fix registers so they properly retain their old value when not written
52c41bb5db display signals when panicking because not all inputs/outputs are written yet
Compare 4 commits »
programmerjake deleted branch fix-queue-sim from programmerjake/fayalite 2026-03-25 06:43:45 +00:00
programmerjake automatically merged pull request libre-chip/fayalite#67 2026-03-25 06:43:44 +00:00
programmerjake created pull request libre-chip/fayalite#67 2026-03-25 06:35:42 +00:00
sim/compiler: fix registers so they properly retain their old value when not written
programmerjake pushed to fix-queue-sim at programmerjake/fayalite 2026-03-25 06:30:55 +00:00
2aa41137d4 add simulator tests for queue()
a0b2dc085c add test that simulator handles last-connect semantics properly
a8a541b357 sim/compiler: fix registers so they properly retain their old value when not written
52c41bb5db display signals when panicking because not all inputs/outputs are written yet
Compare 4 commits »
programmerjake pushed to fix-queue-sim at programmerjake/fayalite 2026-03-25 03:20:36 +00:00
f469318a7f add simulator tests for last-connect semantics and for queue()
a93e66d8ab update ui test's expected output for having rust-src available
eb3ca59053 add rust-src to CI
dbed947408 change VCD id generation to be based on hashing the path, making them better for git diff
cb4e1f42c0 silence unused import warning
Compare 10 commits »
programmerjake created branch fix-queue-sim in programmerjake/fayalite 2026-03-25 03:20:35 +00:00
programmerjake pushed to add-mem-and-io at programmerjake/cpu 2026-03-24 08:25:35 +00:00
2457116fc0 WIP: adding memory_interface_adapter_no_split